VHDL [electronic resource] : coding and logic synthesis with Synopsys / Weng Fook Lee.

This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant...

Full description

Saved in:
Bibliographic Details
Online Access: Full Text (via ScienceDirect)
Main Author: Lee, Weng Fook
Format: Electronic eBook
Language:English
Published: San Diego : Academic Press, ©2000.
Subjects:

MARC

LEADER 00000cam a2200000xa 4500
001 b10316678
003 CoU
005 20190126012532.2
006 m o d
007 cr |||||||||||
008 070802s2000 cau ob 001 0 eng d
019 |a 174131157  |a 176059607  |a 180752557  |a 647655973  |a 823829252  |a 823898956  |a 824090236  |a 824137550  |a 856952271  |a 1035657797 
020 |a 9780124406513 
020 |a 0124406513 
020 |a 9780080520506  |q (electronic bk.) 
020 |a 0080520502  |q (electronic bk.) 
020 |a 1281046701 
020 |a 9781281046703 
035 |a (OCoLC)scd162129399 
035 |a (OCoLC)162129399  |z (OCoLC)174131157  |z (OCoLC)176059607  |z (OCoLC)180752557  |z (OCoLC)647655973  |z (OCoLC)823829252  |z (OCoLC)823898956  |z (OCoLC)824090236  |z (OCoLC)824137550  |z (OCoLC)856952271  |z (OCoLC)1035657797 
040 |a OPELS  |b eng  |e pn  |c OPELS  |d OCLCQ  |d N$T  |d YDXCP  |d BTCTA  |d IDEBK  |d E7B  |d MERUC  |d OCLCF  |d DEBSZ  |d OCLCQ  |d CNCGM  |d OCLCQ  |d STF  |d D6H  |d OCLCQ  |d VTS  |d AGLDB  |d OCLCQ 
049 |a GWRE 
050 4 |a TK7885.7  |b .L444 2000eb 
100 1 |a Lee, Weng Fook.  |0 http://id.loc.gov/authorities/names/no00096782  |1 http://isni.org/isni/0000000109711229. 
245 1 0 |a VHDL  |h [electronic resource] :  |b coding and logic synthesis with Synopsys /  |c Weng Fook Lee. 
260 |a San Diego :  |b Academic Press,  |c ©2000. 
300 |a 1 online resource (xxiv, 392 pages) 
336 |a text  |b txt  |2 rdacontent. 
337 |a computer  |b c  |2 rdamedia. 
338 |a online resource  |b cr  |2 rdacarrier. 
505 0 |a List of Figures. -- List of Tables. -- List of Examples. -- Preface. -- Acknowledgement. -- Trademarks. -- I. VHDL CODING -- 1. Introduction. -- 2. VHDL Simulation and Synthesis Flow. -- 3. Synthesizable Code for Basic Logic Components. -- 4. Signal Versus Variable. -- 5. Examples of Complex Synthesizable Code. -- 6. Pipeline Microcontroller Synthesizable Design. -- II. LOGIC SYNTHESIS WITH SYNOPSYS. -- 7. Timing Considerations in Design. -- 8. VHDL Synthesis with Timing Constraints. -- 9. GTECH Instantiation. -- 10. DesignWare Library. -- 11. Testability Issues in Synthesis. -- 12. FPGA Synthesis. -- 13. Synthesis Links to Layout. -- 14. Design Guideline to Follow for Efficient Synthesis. -- 15. Appendix A (STD_LOGIC_1164 Library). -- 16. Appendix B (Shifter Synthesis Results). -- 17. Appendix C (Counter Synthesis Results). -- 18. Appendix D (Pipeline Microcontroller Synthesis Results--Top-Down Compilation). -- 19. Appendix E (EDIF File of Synthesized Microcontroller Example from Chapter 6). -- 20. Appendix F (SDF File from Synthesized Microcontroller Example of Chapter 6). -- Glossary. -- Bibliography. -- Index. 
504 |a Includes bibliographical references and index. 
520 |a This book provides the most up-to-date coverage using the Synopsys program in the design of integrated circuits. The incorporation of "synthesis tools" is the most popular new method of designing integrated circuits for higher speeds covering smaller surface areas. Synopsys is the dominant computer-aided circuit design program in the world. All of the major circuit manufacturers and ASIC design firms use Synopsys. In addition, Synopsys is used in teaching and laboratories at over 600 universities. * First practical guide to using synthesis with Synopsys * Synopsys is the #1 design program for IC design. 
588 0 |a Print version record. 
650 0 |a VHDL (Computer hardware description language)  |0 http://id.loc.gov/authorities/subjects/sh89002702. 
650 7 |a VHDL (Computer hardware description language)  |2 fast  |0 (OCoLC)fst01163476. 
776 0 8 |i Print version:  |a Lee, Weng Fook.  |t VHDL.  |d San Diego : Academic Press, ©2000  |z 0124406513  |z 9780124406513  |w (DLC) 00103964  |w (OCoLC)46793019. 
856 4 0 |u https://colorado.idm.oclc.org/login?url=https://www.sciencedirect.com/science/book/9780124406513  |z Full Text (via ScienceDirect) 
907 |a .b103166786  |b 03-19-20  |c 02-05-19 
998 |a web  |b 02-28-19  |c b  |d b   |e -  |f eng  |g cau  |h 0  |i 1 
907 |a .b103166786  |b 07-02-19  |c 02-05-19 
944 |a MARS - RDA ENRICHED 
907 |a .b103166786  |b 03-12-19  |c 02-05-19 
915 |a I 
956 |a ScienceDirect ebooks 
956 |b ScienceDirect All Books 
999 f f |i 5e1d2ccb-0e91-5408-885e-7079f572e6d6  |s e45fc794-1315-5870-9a20-feebb7407b43 
952 f f |p Can circulate  |a University of Colorado Boulder  |b Online  |c Online  |d Online  |e TK7885.7 .L444 2000eb  |h Library of Congress classification  |i web  |n 1