Memory node controller [electronic resource]

Saved in:
Bibliographic Details
Online Access: Full Text (via OSTI)
Corporate Author: United States. Department of Energy. Office of Scientific and Technical Information
Format: Government Document Electronic eBook
Language:English
Published: Oak Ridge, Tenn. : Oak Ridge, Tenn. : United States. Department of Energy. Office of Scientific and Technical Information ; Distributed by the Office of Scientific and Technical Information, U.S. Department of Energy, 2019.
Subjects:
Description
Abstract:A memory node controller for a node of a data processing network, the network including at least one computing device and at least one data resource, each data resource addressed by a physical address. The node is configured to couple the at least one computing device with the at least one data resource. Elements of the data processing network are addressed via a system address space. The memory node controller includes a first interface to the at least one data resource, a second interface to the at least one computing device, and a system to physical address translator cache configured to translate a system address in the system address space to a physical address in the physical address space of the at least one data resource.
Item Description:Published through Scitech Connect.
11/05/2019.
"10,467,159."
"Other: 15/650,008."
Beard, Jonathan Curtis; Rusitoru, Roxana; Dunham, Curtis Glenn;
ARM Limited, Cambridge (United Kingdom)
USDOE.
Physical Description:Medium: ED : digital, PDF file.