A Low Power, High Speed Readout for Pixel Detectors Based on an Arbitration Tree [electronic resource]

Saved in:
Bibliographic Details
Online Access: Full Text (via OSTI)
Corporate Author: Fermi National Accelerator Laboratory (Researcher)
Format: Government Document Electronic eBook
Language:English
Published: Batavia, Ill. : Oak Ridge, Tenn. : Fermi National Accelerator Laboratory ; Distributed by the Office of Scientific and Technical Information, U.S. Department of Energy, 2019.
Subjects:

MARC

LEADER 00000nam a22000003u 4500
001 b11011843
003 CoU
005 20191204000000.0
006 m o d f
007 cr |||||||||||
008 200416e20190101||| o| f0|||||eng|d
035 |a (TOE)ost1576525 
035 |a (TOE)1576525 
040 |a TOE  |c TOE 
049 |a GDWR 
086 0 |a E 1.99:fermilab-pub-19-188-ppd 
086 0 |a E 1.99:fermilab-pub-19-188-ppd 
088 |a fermilab-pub-19-188-ppd 
245 0 2 |a A Low Power, High Speed Readout for Pixel Detectors Based on an Arbitration Tree  |h [electronic resource] 
260 |a Batavia, Ill. :  |b Fermi National Accelerator Laboratory ;  |a Oak Ridge, Tenn. :  |b Distributed by the Office of Scientific and Technical Information, U.S. Department of Energy,  |c 2019. 
300 |a Medium: ED :  |b digital, PDF file. 
336 |a text  |b txt  |2 rdacontent. 
337 |a computer  |b c  |2 rdamedia. 
338 |a online resource  |b cr  |2 rdacarrier. 
500 |a Published through Scitech Connect. 
500 |a 01/01/2019. 
500 |a "fermilab-pub-19-188-ppd" 
500 |a "Other: oai:inspirehep.net:1766999" 
500 |a Fahim, Farah ; Joshi, Siddhartha ; Ogrenci-Memik, Seda ; Mohseni, Hooman ;  
500 |a USDOE Office of Science (SC), High Energy Physics (HEP) (SC-25) 
520 3 |a A low-power, high-speed arbitration tree for pixel detector readout is presented. The synchronized, binary tree priority encoder establishes a position dependent priority list at the start of every time frame. Pixels that indicate the presence of data for readout, are sequentially granted access to a shared bus for data transfer to the periphery, without the use of an additional global strobe signal. It can be used for either full frame imaging or zero-suppressed readout, in which case it can simultaneously generate the pixel address. To increase the readout frame rate, the pixel array is subdivided into two halves, which allows interleaved latching of data at the output serializer. The design was implemented in a 65 nm LP-CMOS process for the readout of a 64 x 64 pixel array. Measurement results demonstrate a deadtime-less, full frame imaging rate of ̃50 kfps, achieved with a dedicated output for every (32 x 32) 1024 pixels and for a pixel data packet of 11 bits, with no bit errors detected over 1000 frames. The measured energy per bit is 0.94 pJ. 
536 |b AC02-07CH11359. 
650 7 |a 46 instrumentation related to nuclear science and technology  |2 local. 
710 2 |a Fermi National Accelerator Laboratory.  |4 res  |4 spn. 
710 1 |a United States.  |b Department of Energy.  |b Office of Scientific and Technical Information  |4 dst. 
856 4 0 |u http://www.osti.gov/servlets/purl/1576525  |z Full Text (via OSTI) 
907 |a .b110118431  |b 11-30-21  |c 05-11-20 
998 |a web  |b 05-11-20  |c f  |d m   |e p  |f eng  |g    |h 2  |i 1 
956 |a Information bridge 
999 f f |i b077970a-0d23-50d8-89f9-c25f4ee0021f  |s 1c8b7c0d-fde3-51ce-8641-2309443e8aab 
952 f f |p Can circulate  |a University of Colorado Boulder  |b Online  |c Online  |d Online  |e E 1.99:fermilab-pub-19-188-ppd  |h Superintendent of Documents classification  |i web  |n 1