Design technology co-optimization in the era of sub-resolution IC scaling [electronic resource] / Lars Liebmann, Kaushik Vaidyanathan, and Lawrence Pileggi.
Tackle the challenges facing the most advanced technology nodes in the microelectronics industry with the help of design technology co-optimization (DTCO). This mediation process aims to ensure competitive technology architecture definition while avoiding schedule or yield risks caused by unrealisti...
Saved in:
| Online Access: |
Full Text (via SPIE Digital Library) |
|---|---|
| Main Authors: | , , |
| Other title: | SPIE digital library. |
| Format: | Electronic eBook |
| Language: | English |
| Published: |
Bellingham, Washington :
SPIE,
[2015]
|
| Series: | Tutorial texts in optical engineering ;
v. TT 104. |
| Subjects: |
| Summary: | Tackle the challenges facing the most advanced technology nodes in the microelectronics industry with the help of design technology co-optimization (DTCO). This mediation process aims to ensure competitive technology architecture definition while avoiding schedule or yield risks caused by unrealistically aggressive process assumptions. Find the answers in this Tutorial Text, which reviews the fundamental design objectives as well as the resulting topological constraints of a standard cell logic design flow; cell design, placement, and routing are examined against the backdrop of ever-increasing design constraints in advanced technology nodes. |
|---|---|
| Item Description: | "SPIE Digital Library."--Website. |
| Physical Description: | 1 online resource (160 pages) |
| Bibliography: | Includes bibliographical references and index. |
| ISBN: | 9781628416695 1628416696 |
| DOI: | 10.1117/3.2217861 |