Microprocessor-based parallel architecture [electronic resource] : for reliable digital signal processing systems / Alan D. George, Lois Wright Hawkes.

"This book presents a distributed multiprocessor architecture that is faster, more versatile, and more reliable than traditional single-processor architectures. It also describes a simulation technique that provides a highly accurate means for building a prototype system in software. The system...

Full description

Saved in:
Bibliographic Details
Online Access: Full Text (via Taylor & Francis)
Main Authors: George, Alan D. (Author), Hawkes, Lois Wright (Author)
Format: Electronic eBook
Language:English
Published: Boca Raton, FL : CRC Press, 2018.
Series:CRC revivals.
CRC Press computer engineering series.
Subjects:

MARC

LEADER 00000cam a2200000 i 4500
001 b11633395
006 m o d
007 cr |||||||||||
008 180127s2018 flu ob 001 0 eng d
005 20240801211958.9
015 |a GBB882876  |2 bnb 
016 7 |a 018753290  |2 Uk 
019 |a 1020789866  |a 1027108292  |a 1057626387 
020 |a 9781351083065  |q (electronic bk.) 
020 |a 1351083066  |q (electronic bk.) 
020 |a 9781351074612  |q (electronic bk.) 
020 |a 135107461X  |q (electronic bk.) 
020 |a 9781351091510 
020 |a 1351091514 
020 |a 9781351083072 
020 |a 1351083074 
020 |a 9781351099967 
020 |a 1351099965 
020 |z 9781315895512 
024 7 |a 10.1201/9781351074629  |2 doi 
029 1 |a UKMGB  |b 018753290 
029 1 |a AU@  |b 000067112021 
035 |a (OCoLC)tfe1020688715 
035 |a (OCoLC)1020688715  |z (OCoLC)1020789866  |z (OCoLC)1027108292  |z (OCoLC)1057626387 
037 |a tfe9781351074612 
040 |a EBLCP  |b eng  |e pn  |c EBLCP  |d N$T  |d OCLCF  |d NLE  |d MERER  |d OCLCQ  |d OCLCO  |d OCLCQ  |d CAUOI  |d UKMGB  |d TYFRS  |d AU@  |d OCLCQ  |d OCLCO  |d OCLCA  |d K6U  |d OCLCO  |d NLW  |d OCLCO  |d OCLCQ  |d SFB  |d OCLCQ  |d OCLCO  |d OCLCL  |d OCLCQ 
049 |a GWRE 
050 4 |a TK5102.5 
050 4 |a QA76.9.A73 
100 1 |a George, Alan D.,  |e author.  |0 http://id.loc.gov/authorities/names/n92098358  |1 http://isni.org/isni/0000000083116199 
245 1 0 |a Microprocessor-based parallel architecture  |h [electronic resource] :  |b for reliable digital signal processing systems /  |c Alan D. George, Lois Wright Hawkes. 
260 |a Boca Raton, FL :  |b CRC Press,  |c 2018. 
300 |a 1 online resource (288 pages). 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a volume  |b nc  |2 rdacarrier 
490 1 |a CRC revivals 
490 1 |a CRC Press computer engineering series 
588 0 |a Print version record. 
504 |a Includes bibliographical references (pages 257-267) and index. 
505 0 0 |t Chapter 1 Introduction /  |r Alan D. George --  |t chapter 2 Fault-Tolerant Computing /  |r Alan D. George --  |t chapter 3 Parallel Computing /  |r Alan D. George --  |t chapter 4 Digital Signal Processing and Processors /  |r Alan D. George --  |t chapter 5 System Design /  |r Alan D. George --  |t chapter 6 System Simulation /  |r Alan D. George --  |t chapter 7 Preliminary Test and Evaluation /  |r Alan D. George --  |t chapter 8 Conclusions /  |r Alan D. George. 
520 |a "This book presents a distributed multiprocessor architecture that is faster, more versatile, and more reliable than traditional single-processor architectures. It also describes a simulation technique that provides a highly accurate means for building a prototype system in software. The system prototype is studied and analyzed using such DSP applications as digital filtering and fast Fourier transforms. The code is included as well, which allows others to build software prototypes for their own research systems. The design presented in Microprocessor-Based Parallel Architecture for Reliable Digital Signal Processing Systems introduces the concept of a dual-mode architecture that allows users a dynamic choice between either a conventional or fault-tolerant system as application requirements dictate. This volume is a "must have" for all professionals in digital signal processing, parallel and distributed computer architecture, and fault-tolerant computing."--Provided by publisher. 
650 0 |a Signal processing  |x Digital techniques  |x Data processing.  |0 http://id.loc.gov/authorities/subjects/sh2010113085 
650 0 |a Parallel processing (Electronic computers)  |0 http://id.loc.gov/authorities/subjects/sh85097826 
650 0 |a Fault-tolerant computing.  |0 http://id.loc.gov/authorities/subjects/sh85047488 
650 7 |a Fault-tolerant computing.  |2 fast 
650 7 |a Parallel processing (Electronic computers)  |2 fast 
650 7 |a Signal processing  |x Digital techniques  |x Data processing.  |2 fast 
700 1 |a Hawkes, Lois Wright,  |e author.  |0 http://id.loc.gov/authorities/names/n92098364  |1 http://isni.org/isni/0000000384321962 
758 |i has work:  |a Microprocessor-based parallel architecture (Text)  |1 https://id.oclc.org/worldcat/entity/E39PCG4fHvgydCt8rYTDG98hBP  |4 https://id.oclc.org/worldcat/ontology/hasWork 
776 0 8 |i Print version:  |a George, Alan D.  |t Microprocessor-Based Parallel Architecture for Reliable Digital Signal Processing Systems.  |d Milton : CRC Press, ©2018  |z 9781315895512 
856 4 0 |u https://colorado.idm.oclc.org/login?url=https://www.taylorfrancis.com/books/9781351074612  |z Full Text (via Taylor & Francis) 
830 0 |a CRC revivals.  |0 http://id.loc.gov/authorities/names/no2022149521 
830 0 |a CRC Press computer engineering series.  |0 http://id.loc.gov/authorities/names/n92049679 
915 |a - 
936 |a BATCHLOAD 
944 |a MARS - RDA ENRICHED 
956 |a Taylor & Francis Ebooks 
956 |b Taylor & Francis All eBooks 
994 |a 92  |b COD 
998 |b WorldCat record encoding level change 
999 f f |i 5347c31b-2f4d-5f91-9ca9-0764606c7335  |s 27b596b6-05ca-5fa4-a762-83f550e2579b 
952 f f |p Can circulate  |a University of Colorado Boulder  |b Online  |c Online  |d Online  |e QA76.9.A73  |h Library of Congress classification  |i web  |n 1