Scalable hardware verification with symbolic simulation / Valeria Bertacco.
Scalable Hardware Verification with Symbolic Simulation presents recent advancements in symbolic simulation-based solutions which radically improve scalability. It overviews current verification techniques, both based on logic simulation and formal verification methods, and unveils the inner working...
Saved in:
| Online Access: |
Full Text (via Springer) |
|---|---|
| Main Author: | |
| Format: | eBook |
| Language: | English |
| Published: |
New York, NY :
Springer,
©2006.
|
| Subjects: |
Internet
Full Text (via Springer)Online
| Call Number: |
TK7874.58 .B47 2006
|
|---|---|
| TK7874.58 .B47 2006 | Available |